Electromagnetic Effects on Modern Electronic Devices and Circuits: Modeling and Experiments

Neil Goldsman

Dept. of Electrical and Computer Engineering, UMCP Collaborators so far: B. Jacob, V. Granatstein, A. Akturk, Z. Dilli, Y. Bai, T. Firestone, S. Adl

Outline

EM Coupling: Levels Investigated

- Device Level (Modeling)
- Interconnects and Passive Elements (Modeling)
- Circuit Prototyping and Testing for EM Coupling (Experiment)

CMOS INVERTER



EM Related Problems in Integrated Circuits Example Chip



Task 1: Numerical Modeling & Analysis of EM Effects on Nanoscale Devices

Issues:

- Chips can contain millions of nanoscale transistors (MOSFETs)
- MOSFETs are very fragile, with gate lengths of 0.2µm and below, and oxide thickness of 35Å.
- EM pulses can couple to device terminals and alter voltage levels
- Such terminal voltage changes can radically alter I-V characteristics and if large enough, can destroy device though oxide breakdown and/or filament formation related to excessive avalanching.

Use Numerical Modeling of Nanoscale Devices to help understanding and to predict consequences of EM coupling to terminals, and to present design alternatives for safeguarding against coupling effects.

Modeling: Use Detailed Device Modeling to Quantify Transistor Failures (MOSFETs)





MOSFET Cross-Section Gate Length: 0.14µm Oxide Thickness 35Å

Doping Profile

Solve Transient Semiconductor Device Eqns. Numerically in 2D

DD Equations

$$\nabla^{2} \phi = -\frac{q}{\varepsilon_{Si}} (p - n + D)$$
$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla . \overrightarrow{J_{n}} - R_{n} + G_{n}$$
$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla . \overrightarrow{J_{p}} - R_{p} + G_{p}$$

Supplementary DD Equations

$$\vec{J_n} = -q\mu_n n \vec{\nabla \Phi} + q\mu_n V_T \vec{\nabla n}$$
$$\vec{J_p} = -q\mu_p p \vec{\nabla \Phi} - q\mu_p V_T \vec{\nabla p}$$

Coupled Discretized DD Equations are solved at each mesh point





Results give I-V and Potential, Charge Concentrations, Current Densities inside device.

Resulting Electrostatic Potential inside 0.14µm MOSFET: Bias Conditions for Oxide Breakdown



 $V_G=2.8V$ $V_D=1.4V$ $V_S=V_B=0V$ If $|E_v| > 7MV/cm => Oxide Breakdown$

Device Simulations predicts induced gate voltage of 2X supply causes MOSFET oxide damage

Distributed Circuit Simulations (Inverter)

DD Equations

$$\nabla^{2} \phi = -\frac{q}{\varepsilon_{Si}} (p - n + D)$$
$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla . \overrightarrow{J_{n}} - R_{n} + G_{n}$$
$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla . \overrightarrow{J_{p}} - R_{p} + G_{p}$$

Supplementary DD Equations

$$\vec{J_n} = -q\mu_n n \vec{\nabla \Phi} + q\mu_n V_T \vec{\nabla n}$$
$$\vec{J_p} = -q\mu_p p \vec{\nabla \Phi} - q\mu_p V_T \vec{\nabla p}$$

Coupled Discretized DD Equations are solved at each mesh point





Lumped KCL equation check at the output node and using the KCL equation, the output guess is updated for the next iteration, V_0^{i+1} :

$$I_{DN} - I_{DP} + I_{R_{L}} + I_{C_{L}} = 0$$

$$A_{N} + B_{N}V_{o}^{i+1} + A_{P} + B_{P}V_{o}^{i+1} + \frac{V_{o}^{i+1} - V_{SS}}{R_{L}} + C_{L}\frac{V_{o}^{i+1} - V_{o}^{i}}{\Delta t} = 0$$

$$V_{o}^{i+1} = \frac{V_{SS} + V_{o}^{i}\frac{R_{L}C_{L}}{\Delta t} - (A_{N} + A_{P})R_{L}}{1 + \frac{R_{L}C_{L}}{\Delta t} + (B_{N} + B_{P})R_{L}}$$

Inverters with Different Gate Lengths: Simulated Response to 60psec Pulse Input



Devices scaled according to design rules. For 0.10 μ m: t_{ox}=25Å D_{sub}=5x10¹⁷cm⁻³ VDD=1.0V W=20 μ m

Response of 0.14µm Physical Gate Length Inverters to Pulses of Different Durations

Induced pulse durations greater than 15psec cause upset



Following animations shows time-dependent solution of CMOS charge transfers of inverters with following voltage responses



Voltage vs Time





Task 2. Interconnects and Passive Elements

Calculation of the Induced Voltage on Passive Elements (Interconnects, Inductors, etc.)

- Stage 1: Static Coupling Approximation
- Stage 2: Incorporate with Device and Circuit Simulators



Interconnect DC Coupling Simulation

We developed a simulation tool to find the induced voltages on the floating metals due to the pins tied up to a fixed voltage source in an arbitrary rectangular geometry.

$$\nabla^2 \Phi = 0$$
$$\frac{\partial^2 \Phi_x}{\partial x^2} + \frac{\partial^2 \Phi_y}{\partial y^2} + \frac{\partial^2 \Phi_z}{\partial z^2} = 0$$

$$\int_{V} \rho_{V} dV = \int_{S} \rho_{S} dS = 0$$
$$\rho_{S} = \varepsilon_{Ins} E_{Ins} - \varepsilon_{Met} E_{Met} = \varepsilon_{Ins} E_{Ins}$$

$$\Phi_{M} = V_{Applied}$$

Net Charge is zero inside the metals and the insulator that is filling the region between the metals

Total charge concentration on the floating metals is zero

The potential is constant for the fixed metals

DC Coupling: 2D Simulation Result

Here, there are 36 metals uniformly distributed on our mesh grid. The voltages on the two metals at the opposite corners are set to 0 and 10V, and the rest is left to float.



Potential Distribution

Capacitances In Multiconductor Systems



By LU decomposition, we find the voltages on the floating metals, $(V_{FI}-V_{FL})$, using the C matrix and the voltages of the fixed metals, $(V_{MI}-V_{MM})$.

$$\begin{split} C_{F_1F_1}V_{F_1} + C_{F_1F_2}V_{F_2} + \ldots + C_{F_1F_L}V_{F_L} &= -C_{M_1M_1}V_{M_1} - C_{M_1M_2}V_{M_2} - \ldots - C_{M_1}V_{M_M} \\ C_{F_2F_1}V_{F_2} + C_{F_2F_2}V_{F_2} + \ldots + C_{F_2F_L}V_{F_L} &= -C_{M_2M_1}V_{M_1} - C_{M_2M_2}V_{M_2} - \ldots - C_{M_2}V_{M_M} \\ \vdots \\ C_{F_LF_1}V_{F_1} + C_{F_LF_2}V_{F_2} + \ldots + C_{F_LF_L}V_{F_L} &= -C_{M_MM_1}V_{M_1} - C_{M_MM_2}V_{M_2} - \ldots - C_{M_M}V_{M_M} \end{split}$$

Then, we find the potential distribution by the utilization of the Conjugate Gradient Method.

Task 3. Test Circuit Experiments

Design and prototype communication-type circuits for experiments on EM coupling.

Receiver

The receiver receives the signal sent out by the transmitter, downconverts it to intermediate frequency, and demodulates the signal to recover the information.



Results, 1: Operation in Frequency Domain, III



System output

IF mixer output

IF mixer input

Test Circuit Design



Test Receiver Layout on-Chip and on-Board

Summary

- Device simulators have been developed to model effects of EM coupling: Models.
- Models indicate induced voltages of approximately 2X supply voltage can damage nanoscale device.
- Minimum pulse duration to cause upset calculated.
 - 15psec for 0.14µm device
- Methodology developed for modeling interconnect coupling: Next, couple to Device Simulator and SPICE
- Communication test system and circuits being developed with built-in test equipment.