> MURI Review June 8, 2002

Bruce Jacob


University of Maryland

## **EFFECTS OF MICROWAVES Robust Computer Architectures**

**Prof. Bruce Jacob** 

Electrical & Computer Engineering University of Maryland, College Park





MURI Review June 8, 2002

Bruce Jacob

University of Maryland

# Tasks (Talk Outline)

### ACCOMPLISHED

- Verilog models of two bootable microprocessors (simple/advanced)
- Initial work on robust architectures (reliability studies, draft floorplan)

## **IN PROGRESS**

 Verilog model of microprocessor with hardware checkpoint/repair

## **FUTURE WORK**

- Fabricate and test physical designs
- Enhanced Verilog and SPICE software


MURI Review June 8, 2002

Bruce Jacob

University of Maryland


## **Processor Model: simple**

### Single-Issue, In-Order, Five-Stage Pipeline



## **Processor Model: simple**

Single-Issue, In-Order, Five-Stage Pipeline



16-bit processor core Handles interrupts precisely

RELIABLE COMPUTER ARCHITECTURES


> MURI Review June 8, 2002

Bruce Jacob

University of Maryland

## **Processor Model: advanced**

### **High-Performance Out-of-Order Core**



Bruce Jacob

MURI Review June 8, 2002

**ARCHITECTURES** 

RELIABLE COMPUTER

University of Maryland


MURI Review June 8, 2002

Bruce Jacob

University of Maryland

## **Processor Model: advanced**

**PowerPC ISA with AltiVec SIMD Unit** 



Design & layout of core in progress (AltiVec multiplier above)



MURI Review June 8, 2002


Bruce Jacob

University of Maryland

## **Robust Architectures**

**INITIAL STUDY: Assume the Worst Case** 

Checkpoint/Repair ...



## **CHECKPOINT:**

**Periodically save KNOWN-GOOD STATE** 

In case of FAULT, REPAIR to last saved state


MURI Review June 8, 2002

Bruce Jacob


University of Maryland

## **Robust Architectures**


### **INITIAL STUDY: Assume the Worst Case**



Implementation can be single- or multi-chip



## **Robust Architectures**



RELIABLE COMPUTER ARCHITECTURES

> MURI Review June 8, 2002

Bruce Jacob

University of Maryland


MURI Review June 8, 2002

Bruce Jacob

University of Maryland

## **Robust Architectures**

## Initial Floorplan (simple CPU + safestore)



# **Globally Asynchronous**

MURI Review June 8, 2002


**ARCHITECTURES** 

RELIABLE COMPUTER

Bruce Jacob

University of Maryland

### **ASSUMPTION: Clock Net is Weak Point**



Processing elements generate local clocks Synchronize at inter-node communication

> MURI Review June 8, 2002

Bruce Jacob

University of Maryland

# **Future Work**

Synthesize, Fabricate, Test Canonical Forms

- Clock trees
- Busses (w/ and w/o ECC)
- Memories (w/ and w/o ECC)
- Arithmetic/Logic Units

Incorporate Drift-Diffusion into CAD tools (more accurate SPICE/Verilog modeling)

MURI Review June 8, 2002

Bruce Jacob

University of Maryland

# **Participants**

Profs. Bruce Jacob & Neil Goldsman, UMCP

A host of grad students:

- Azadeh Davoodi, Cagdas Dirik, Amol Gole, Samuel Rodriguez, Ohm Tuaycharoen (Architecture)
- Akin Akturk, Zeynep Dilli, Tejas Chitnis (Microelectronics)

